MIPS Instructions Overview of Functions in MIPS

CS 64: Computer Organization and Design Logic Lecture #8 Winter 2019

> Ziad Matni, Ph.D. Dept. of Computer Science, UCSB

Administrative

- Lab 4 due Monday, Feb. 4th
- Midterm Exam on Tuesday, Feb. 5th

What's on the Midterm?

What's on It?

• Everything we've done so far from start to end of this week

What Should I Bring?

- Your pencil(s), eraser, MIPS Ref. Card
- THAT'S ALL!

What Else Should I Do?

- Come to the classroom 5-10 minutes EARLY
- I will have some of you re-seated
- Bring your UCSB ID

Lecture Outline

- MIPS Instructions
 - How they are represented
- Overview of Functions in MIPS

Any Questions From Last Lecture?

MIPS Reference Card

- Let's take a closer look at that card...
- Found as PDF on class website

COREINSTRUCT	ON SE	FOR			(FUNCT				
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)				
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0/20 _{hex}				
Add Immediate	addi	Ι	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}				
Add Imm. Unsigned	addiu	Ι	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}				
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0/21 _{hex}				
And	and	R	R[rd] = R[rs] & R[rt]		0/24 _{hex}				
And Immediate	andi	Ι	R[rt] = R[rs] & ZeroExtImm	(3)	chex				
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}				
Branch On Not Equa	bne	Ι	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}				
Jump	i	J	PC=JumpAddr	(5)	2 _{hex}				
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}				
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}				
Load Byte Unsigned	lbu	Ι	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}				
Load Halfword Unsigned	lhu	Ι	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25_{hex}				
Load Linked	11	Ι	R[rt] = M[R[rs]+SignExtImm]	(2,7)	30 _{hex}				
Load Upper Imm.	lui	Ι	R[rt] = {imm, 16'b0}		fhex				
Load Word	lw	Ι	R[rt] = M[R[rs]+SignExtImm]	(2)	23 _{hex}				
Nor	nor	R	$R[rd] = \sim (R[rs] R[rt])$		0/27 _{hex}				
Or	or	R	R[rd] = R[rs] R[rt]		0/25 _{hex}				
Or Immediate	ori	Ι	R[rt] = R[rs] ZeroExtImm	(3)	dhex				
Set Less Than	slt	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$		0 / 2a _{hex}				
Set Less Than Imm.	slti	Ι	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a _{hex}				
Set Less Than Imm. Unsigned	sltiu	Ι	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6)	b _{hex}				
Set Less Than Unsig.	sltu	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$	(6)	0 / 2b _{hex}				
Shift Left Logical	s11	R	R[rd] = R[rt] << shamt		0 / 00 _{hex}				
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0/02 _{hex}				
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}				
Store Conditional	sc	I	$\begin{split} M[R[rs]+SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1:0 \end{split}$	(2,7)	38 _{hex}				
Store Halfword	sh	I	$\begin{array}{l} M[R[rs]+SignExtImm](15:0) = \\ R[rt](15:0) \end{array}$	(2)	29 _{hex}				
Store Word	sw	Ι	M[R[rs]+SignExtImm] = R[rt]	(2)	2bhex				
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0/22 _{hex}				
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0/23 _{hex}				

NOTE THE FOLLOWING:

Instruction Format Types: **R** vs I vs J

2. OPCODE/FUNCT (Hex)

BASIC INSTRUCTION FORMATS

R	opcode		IS			rt		rd	shamt	funct	
	31	26	25	21	20	16	15	5 11	10 6	5	0
I	opcode		IS			rt			immediate	6	
	31	26	25	21	20	16	15	5			0
J	opcode							address			
	31	26	25								0

Instruction formats: Where the actual bits go

ni, CS64, Wi19

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] <r[rt]) pc="Label</td"></r[rt])>
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	11	R[rd] = immediate
Move	move	R[rd] = R[rs]

NOTE THE FOLLOWING:

1. Pseudo-Instructions

- There are more of these, but in CS64, you are ONLY allowed to use these + la
- REGISTER NAME, NUMBER, USE, CALL CONVENTION

 NAME
 NUMBER
 USE
 PRESERVED ACROSS

NAME	NUMBER	USE	A CALL?
Szero	0	The Constant Value 0	N.A.
Şat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

- 2. Registers and their numbers
- 3. Registers and their uses
- 4. Registers and their calling convention
 - A LOT more on that later...

1/31/19



DATA ALIGNMENT

Double Word									
Word Word									
Halfw	vord	Half	word	Halt	fword	Halfword			
Byte Byte Byte B			Byte	Byte	Byte	Byte	Byte		
0	1 2 3 4 5 6 7								

Value of three least significant bits of byte address (Big Endian)

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

		PRE-		PRE-		PRE-		PRE-
	SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
	$10^3, 2^{10}$	Kilo-	10 ¹⁵ , 2 ⁵⁰	Peta-	10-3	milli-	10-15	femto-
	$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10-6	micro-	10-18	atto-
	$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10-9	nano-	10-21	zepto-
	1012, 240	Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10-12	pico-	10-24	yocto-
Ī	he symbol	for each	prefix is just	st its first	letter, e	except II	is used	for micro

NOTE THE FOLLOWING:

1. This is only part of the 2nd page that you need to know

Instruction Representation

Recall: A MIPS instruction has 32 bits

32 bits are divided up into 6 fields (aka the R-Type format)

•	ор со	ode	6 bits	s ba	basic operation					
•	rs co	de	5 bits	s fi	first register source operand				and	
•	rt co	de	5 bits	s s€	second register source operand				perand	
•	rd co	de	5 bits	s re	register destination operand				and	
•	shan	nt code	5 bits	s sł	shift amount Why did the				Why did the	
•	funct	t code	6 bits	s fu	function code <u>5 bits for register</u>				its for registers?	
		ор	rs	rt	rd	shamt	func	t		
		6 b	5 b	5 b	5 b	5 b	6 b			

31 – 26

25 – 21

15 – 11

10 - 6

5 - 0

20 - 16

Instruction Representation in R-Type

ор	rs	rt	rd	shamt	funct
6 b	5 b	5 b	5 b	5 b	6 b
31 – 26	25 – 21	20 – 16	15 – 11	10 – 6	5 – 0

- The combination of the **opcode** and the **funct** code tell the processor what it is supposed to be doing
- Example:

	add \$t0, \$s1, \$s2									
	ор	rs	rt	rd	shamt	funct				
	0	17	18	8	0	32				
op = 0, funct = 32mean "add"rs = 17means "\$s1"rt = 18means "\$s2"A full list of codes can be found in yourMIPS Reference Card										
rd = 8means "\$t0"shamt = 0means this field is unused in this instruction										

Exercises

• Using your MIPS Reference Card, write the 32 bit instruction (using the R-Type format and decimal numbers for all the fields) for the following:

add \$t3, \$t2, \$s0	0x01505820
addu \$a0, \$a3, \$t0	0x00E82021
sub \$t1, \$t1, \$t2	0x012A4822

Exercise: Example Run-Through

 Using your MIPS Reference Card, write the 32 bit instruction (using the R-Type format) for the following. Express your final answer in hexadecimal.

	op (6b)	rs (5b)	rt (5b)	rd (5b)	shamt (5b)	funct (6b)				
	0	10	16	11	0	32				
	000000	0 1010	1 0000	0 1011	0 0000	10 0000				
	0000001010100000101100000100000									
1/31/19			0	x0150582	20					

Instruction Representation

ор	rs	rs rt		shamt	funct
6 b	5 b	5 b	5 b	5 b	6 b
31 – 26	25 – 21	20 – 16	15 – 11	10 – 6	5 – 0

 The R-Type format is used for many, but not all instructions

- Why?

Hint: how many registers are there? How bits represent a register in R-Type format?

• What if you wanted to load/save from/to memory?

- Why is this problematic with R-Type format?

A Second Type of Format...

32 bits are divided up into 4 fields (the I-Type format)

•	op code	6 bits	basic operation
•	rs code	5 bits	first register source operand
•	rt code	5 bits	second register source operand
•	address code	16 bits	constant or memory address

<u>Note</u>: The I-Type format uses the *address* field to access ±2¹⁵ addresses from whatever value is in the *rs* field

ор	rs	rt	address
6 b	5 b	5 b	16 b
31 – 26	25 – 21	20 – 16	15 – 0

I-Type Format

rt

5 b

20 - 16

rs 5 b

25 - 21

address

16 b

•	The I-Type a	ddress	field	is	а
	signed numb	er			

ор

6 b

31 - 26

 The addi instruction is an I-Type, example:

addi \$t0, \$t1, 42

- What is the largest, most positive, number you can put as an immediate?

15 – 0				
CORE INSTRUCTI	ON SE	т	Load Upper Imm.	lui
		FOR-	Load Word	lw
NAME, MNEMO	NIC	MAT	Nor	nor
Add	add	R	Or	or
Add Immediate	addi	Ι	Or Immediate	ori
Add Imm. Unsigned	addiu	Ι	Set Less Than	slt
Add Unsigned	addu	R	Set Less Than Imm.	slti
And	and	R	Set Less Than Imm.	elti
And Immediate	andi	Ι	Unsigned	0101
Branch On Equal	hog	т	Set Less Than Unsig.	sltu
Branch On Equal	beq	1	Shift Left Logical	sll
Branch On Not Equal	bne	I	Shift Right Logical	srl
Jump	j	J	Store Byte	sb
Jump And Link	jal	J	Store Conditional	
Jump Register	jr	R	Store Conditional	sc
Load Byte Unsigned	lbu	I	Store Halfword	sh
Load Halfword			Store Word	sw
Unsigned	lhu	1	Subtract	sub
Load Linked	11	Ι	Subtract Unsigned	subu

I

Ι

R

R

Ι

R

Ι

I

R

R

R

Ι

Ι

Ι

Ι

R

R

slti sltiu

Instruction Representation in I-Type

ор	rs	rt	address
6 b	5 b	5 b	16 b
31 – 26	25 – 21	20 – 16	15 – 0

• Example:

addi \$t0, \$s0, 124							
ор	rs	rt	address/const				
8	16	8	124				

op = 8	mean	"addi"	
1.0			

rs = 16 means "\$s0" rt = 8 means "\$t0"

address/const = 124 is the immediate value

A full list of codes can be found in your <u>MIPS Reference Card</u>

Exercises

• Using your MIPS Reference Card, write the 32 bit instruction (using the I-Type format and decimal numbers for all the fields) for the following:

addi	\$t3,	\$t2,	-42	0x214BFFD6
andi	\$a0,	\$a3,	1	0x30E40001
slti	\$t8,	\$t8,	14	0x2B18000E

Functions

- Up until this point, we have not discussed **functions**
- Why not?
 - If you want to do functions, you need to use **the stack**
 - Memory management is a <u>must</u> for the call stack ...
 though we can make *some* progress without it
- Think of recursion...
 - How many variables are we going to need ahead of time?
 - What memory do we end up using in recursive functions?
 - We don't always know...

Implementing Functions

What capabilities do we need for functions?

- 1. Ability to execute code elsewhere
 - Branches and jumps
- 2. Way to pass arguments in and out of the func.
 - There a way (aka convention) to do that that we'll learn about
 - We'll use the registers to do function I/O

Jumping to Code

 We have ways to jump unconditionally to code (j instruction)

<pre>void foo() bar();</pre>	{	void bar()	{	void baz()	{
baz(); }		}		}	

- But what about *jumping back*?
 - That is, after you're done with a function?
 - We'll need a way to *save* where we were (so we can "jump" back)
- **Q**: What do need so that we can do this on MIPS?
 - A: A way to store the program counter (\$PC) multiple times
 (to tell us where the *next* instruction is so that we know *where* to return!)

Calling Functions on MIPS

- Two crucial instructions: jal and jr
- One specialized register: \$ra
- jal (jump-and-link)
 - Simultaneously jump to an address, and store the location of the next instruction in register \$ra
- jr (jump-register)
 - Jump to the address stored in a register, often \$ra

Simple Call Example

- See program: simple_call.asm
 - # Calls a function (test) which immediately returns
 .text
 test: # return to whoever made the call
 jr \$ra
 <u>Note: SPIM always</u>

starts execution at the line labeled "**main**"

main: # do stuff...
 # then call the test function
 jal test

exit: **# exit** li \$v0, 10 syscall

Passing and Returning Values

- We want to be able to call arbitrary functions without knowing the implementation details
- So, we need to know our pre-/post-conditions
- Q: How might we achieve this in MIPS?

 A: We designate specific registers
 for arguments and return values

Passing and Returning Values in MIPS

- Registers **\$a0** thru **\$a3**
 - Argument registers, for passing function arguments
- Registers \$v0 and \$v1

- Return registers, for passing return values

What if we want to pass >4 args?

 There are ways around that...
 but we won't discuss them in CS64...!

YOUR TO-DOs

- Review ALL the demo codes
 - Available via the class website
- Study for Midterm Exam
 - Review Practice Exam
- Remember: Midterm next week!!!

